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  
Abstract— Circuit level analytical models for hard-
switching, soft-switching and dv/dt-induced false turn on 
of SiC MOSFETs and their experimental validation are 
described. The models include the high frequency 
parasitic components in the circuit and enable fast, 
accurate simulation of the switching behaviour using only 
datasheet parameters. To increase the accuracy of 
models, nonlinearities in the junction capacitances of the 
devices are incorporated by fitting their nonlinear curves 
to a simple equation. The numerical solutions of the 
analytical models provide more accurate prediction than a 
LTspice simulation with a threefold reduction in the 
simulation time. The analytical models are evaluated at 
25°C and 125°C. The effect of snubber capacitors on the 
soft-switching waveforms is explained analytically and 
validated experimentally, which enables the techniques to 
be used to evaluate future soft-switching solutions. 
Finally, the dv/dt- induced false turn on conditions are 
predicted analytically and validated experimentally. It was 
observed that consideration of nonlinearities in the 
junction capacitances ensures accurate prediction of false 
turn on, and that the small shoot through current due to 
false turn on can increase the switching loss by 8% for an 
off state gate bias of -2V.   
 
Index Terms— SiC MOSFET switching analysis; 
switching losses; parasitic effect; soft-switching; dv/dt-
induced false turn on, shoot-through current. 
 
I. INTRODUCTION 
RANSFORMING the device level advances of SiC 
technology (lower on-state losses, lower parasitic 
capacitances and potentially higher switching frequencies) 
into smaller and more efficient converters present numerous 
challenges. One of the challenges is understanding and 
optimising the more rapid switching waveforms, including 
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predicting and managing parasitic oscillations, switching 
losses and electromagnetic interference (EMI). 
To understand the SiC MOSFET static and dynamic 
behaviour, several modelling approaches have been proposed, 
including semiconductor physics models [1] and behavioural 
models [2-4]. Most of the models are complex or poorly 
incorporate the circuit parasitic components, and so produce 
inaccurate circuit waveforms. Although the behavioural Spice 
model of [2] has a detailed model of the nonlinear Miller 
capacitor, Cgd, it did not consider any parasitic inductance at 
the source or drain terminal. The model was extended in [3] 
considering the nonlinearity in all the device capacitances, 
however the approximation of drain to source capacitance, Cds, 
during the switching transients was complex as it was 
considered to fall exponentially for gate-source voltages 
around the threshold level. Recently, another PSpice based 
behavioural model of a SiC MOSFET module was reported in 
[4] which included a model for the nonlinear Miller capacitor, 
Cgd dependent on the physical parameters of the MOSFET 
such as doping concentrations of the drift and JFET regions 
and the active chip area. The model also requires an estimation 
of the transition voltage near the knee point of the Cgd-Vds 
curve to model Cgd accurately. 
Analytical modelling of the switching transients can be a 
good approach to understand the switching behaviour of SiC 
MOSFETs [5]. The models can then be extended to 
incorporate circuit parasitics, soft-switching of the power 
devices and also false turn on conditions. One of the key 
objectives of this work is to develop an analytical model to 
evaluate the SiC MOSFET’s full switching behaviour. 
Although the analysis of dv/dt-induced false turn on has 
been widely examined for low voltage Si MOSFETs [6-8], 
very little has been published [9] for the SiC MOSFET. 
Opposing views are apparent in the published literature on Si 
MOSFETs with regard to the impact of common source 
inductance on the false turn on. [6, 7] suggest common source 
inductance reduces the chance of false turn on, whereas [8] 
suggests the opposite. [8] gives the most detailed analysis of a 
80V Si MOSFET’s false turn on by including almost all the 
parasitic components. However, the model did not consider 
the nonlinear characteristics of the device capacitances which 
are shown in this work to be critical for determining the dv/dt-
induced false turn on of SiC MOSFETs. An experimental 
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 analysis of temperature dependent losses associated with SiC 
MOSFET’s false turn on was presented in [9] and compared 
with a Si IGBT. An analytical model was also introduced to 
predict only the gate to source voltage of the MOSFET and 
IGBT during false turn on, again considering only fixed 
device capacitances. However, the losses associated with the 
output capacitance of the devices were not quantified; these 
losses can be determined from the modelling approach 
presented in this paper. 
In this paper, Section II presents a theoretical overview of 
three different SiC MOSFET switching circuits. The 
associated waveforms establish the basis of the analytical 
models explained in Sections III and IV, which also show how 
the models can be implemented in MATLAB. Section V 
verifies the modelling approach for hard-switching, soft-
switching and dv/dt-induced false turn on conditions. Finally, 
Section VI draws conclusions. 
II. OVERVIEW OF SIC MOSFET SWITCHING 
A. Hard-switching 
To investigate hard-switching the double-pulse test (DPT) 
circuit is used, Fig. 1 (a). The diagram includes the main circuit 
parasitics such as the MOSFET common source inductance, Ls, 
drain inductance, Ld, gate lead inductance, Lg, parasitic 
capacitances of the MOSFET, Cgs, Cgd and Cds, diode and load 
inductor lumped parasitic capacitance, Cak, and the equivalent 
series resistance of the power loop, Rs. Fig. 1 (b) shows 
simplified turn on waveforms for the MOSFET, including 
drain to source voltage, Vds, drain current, Id, gate to source 
voltage, Vgs, Schottky diode voltage, Vak, and the diode 
current, If.  
Vgs increases during t0-t1 in an exponential manner as the 
gate current charges the MOSFET input capacitances, Cgs and 
Cgd. Vgs reaches the threshold level, Vth at t1 and Id starts to 
increase. At the same time, diode current, If also starts to fall 
from the load current level, Idd and at time t2, the current 
commutation between the diode and MOSFET finishes. 
During this sub-period, t1-t2, due to the voltage drop, Vls, 
across Ld and Ls, Vds reduces from the input DC voltage, Vdd. 
At time t2, Vds starts to fall as the voltage starts to increase 
across the diode parasitic capacitor, Cak. The MOSFET current 
Id increases beyond the load current level due to the charging 
current of Cak until Vak reaches the level Vdd  ̶ Vls at time t3. At 
this point, Vds reaches its on-state voltage level, Vds(on). 
 
Fig. 1.  (a) Equivalent circuit of DPT circuit during the active region of SiC 
MOSFET, (b) DPT circuit waveforms during turn on 
After t3, Id rises slightly then starts to reduce as the energy 
in the stray inductances transfers to Cak in a resonant manner. 
This resonance continues until all the resonating energy is 
dissipated by the stray resistance, Rs, of the circuit. Finally, the 
drain current is equal to the load current, Idd, the diode voltage, 
Vak becomes equal to the DC voltage, Vdd, and Vgs is equal to 
the gate supply voltage, Vgg. The switching transient at turn 
off follows a reverse process to that seen at turn on. The sub-
intervals for turn off are the same as those at turn on but occur 
in the reverse order.  
B. Soft-switching 
To facilitate the soft-switching test, a different arrangement 
of the DPT circuit, shown in Fig. 2(a), was used where C1 and 
C2 are large voltage dividing capacitors. Two snubber 
capacitors, Cs1 and Cs2 are added across Q1 and Q2 to reduce 
the MOSFET turn off losses and control the dv/dt. The total 
capacitance across the devices is therefore the sum of the 
snubber capacitor and the device output capacitances. The 
capacitances are charged and discharged in a lossless manner 
as Q1 and Q2 turn off (Fig. 2(b)). During the turn off instant of 
the device under test (DUT), Q2, Cs1 and Cs2 slow down the 
voltage transient to reduce the turn off losses. Energy is stored 
in Cs2 whilst Cs1 is discharged. The energy stored by Cs2 is 
recovered into the conversion process when Q1 turns off.  
Fig. 3(a) shows the soft-switching circuit during the turn off 
of the DUT, Q2. Here Ic1 and Ic2 are the currents flowing 
through the snubber capacitors Cs1 and Cs2, respectively. The 
turn off waveforms are shown in Fig 3 (b).    
The gate to source voltage, Vgs decreases during t0’-t1’ in 
an exponential manner as the gate current discharges the 
MOSFET input capacitances, Cgs and Cgd. Vgs reaches the 
Miller level, Vmil at t1’, Vds starts to increase and Id starts to 
decrease. Due to the snubber capacitors, Vds increases 
gradually while Id falls, reaching zero at t2’ as Vgs reaches its 
threshold level, Vth. In this sub-period Idd commutates to the 
snubber capacitors.  
During the sub-period t2’-t3’ Idd is shared equally by the two 
snubber branches. Due to the parasitic inductance in the current 
paths, both Ic1 and Ic2 will be oscillatory. Towards the end of 
the t2’-t3’ sub-period Vds will reach Vdd and the upper device 
will start to conduct (Id1) terminating the snubber branch 
currents. After t3’, the circuit capacitances and inductances will 
continue to resonate until a steady state is reached when the 
upper device current, Id1 equals the load current, Idd, Ic1 and Ic2 
become zero, and Vgs equals the negative bias level of Vggl. 
 
Fig. 2.  (a) Test circuit for soft-switching (b) Ideal circuit waveforms 
  
Fig. 3.  (a) Soft-switching circuit during the active region of SiC MOSFET 
Q2, (b) circuit waveforms during turn off 
C. dv/dt-induced false turn on 
To investigate the dv/dt-induced false turn on, the DPT 
circuit in Section II.B was used with some minor 
modifications. In Fig. 2, the inductor, L, was connected to the 
ground, the snubber capacitors were removed and the DUT 
was held off by setting a negative gate bias on Q2. A single 
pulse was applied to the gate of Q1 and as the device turned 
on a high dv/dt was imposed across Q2 which created a 
displacement current through the output capacitors of Q2. 
Depending on the speed at which Q1 turns on, the gate 
resistance of Q2, Rg2, the negative gate bias, Vggl, and the stray 
inductances associated with Q2, a false turn on of Q2 could 
happen if the induced gate to source voltage, Vgs2, exceeds the 
threshold level. The presence of the load inductor ensures that 
the initial voltage across Q2 is zero, however the inductor 
current remains virtually zero due to its large inductance 
(460 µH) and the component is neglected in the analysis. It 
was assumed that the effect of inductor current on the dv/dt is 
negligible compared with the effect of gate resistances and 
device capacitances and the validity of this assumption was 
confirmed by the experimental measurements in Section V. 
Also the current sensed at the source of Q2 by the shunt 
resistance, Rshunt, will include the displacement current 
through the output capacitor of Q2 and its channel current if 
false turn on happens.  
The false turn on process is explained in Fig. 4 using the 
equivalent circuit in Fig. 4 (a). During t0’’-t1’’, Q1 remains 
turned off as Vgs < Vth. At t1’’, the current starts to flow in the 
channel of Q1 as well as in the drain of Q2 (Id) while the 
output capacitance of Q1 discharges and the output 
capacitance of Q2 is charged. The induced voltage across Ls2 
initially reduces Vgs2, but Vgs2 then increases due to the Miller 
current flowing through Rg2. If Vgs2 crosses the threshold level, 
Q2 turns on and Id increases. At t2’’, Q1 becomes fully on and 
Vds2 reaches the DC voltage, Vdd, and the dv/dt across Q2 
starts to decrease. During the rest of sub-period t2’’-t3’’ Vgs2 
gradually decreases to Vggl while the oscillations in Vds2 and Id 
are damped by the resistance of the circuit, Rs. 
III. MODELLING OF SIC MOSFET HARD-SWITCHING 
TRANSIENTS 
Modelling the SiC MOSFET turn on and turn off transients 
requires the solution of four equivalent circuits corresponding 
to the four  distinct  stages  of  each  transient.  The  modelling  
 
Fig. 4.  (a) Equivalent circuit of the DPT during false turn on of Q2 while Q1 
turns on, (b) DPT waveforms 
approach is similar to the published Si-MOSFET analytical 
models [10, 11], but the difference is the incorporation of the 
major circuit parasitic components in all of the transient 
stages. Also no assumptions are used in the model to predict 
the voltage transitions between the equivalent circuits. The 
‘ode45’ differential equation solver was used in MATLAB to 
solve the state equations for each sub-period. The final values 
from one sub-period form the initial conditions for the next 
sub-period. 
 The equivalent circuits for the turn on and turn off transient 
states are shown in Fig. 5. Here, Ld is the sum of the 
inductances of the MOSFET drain lead, Ldrain, PCB current 
paths, Lpcb, diode leads, Llead, and current shunt resistor, Lshunt. 
Four state variables, Vgs, Vds, Id and İd (rate of change of drain 
current), were considered and were solved using four state 
space equations. A step gate pulse from Vggl to Vgg was used to 
initiate the turn on transient. The other two inputs were the 
supply voltage, Vdd and load current, Idd. The four sub-periods 
during the turn on transient correspond to (i) turn on delay, (ii) 
drain current rise, (iii) drain to source voltage fall and (iv) 
ringing stages. The gate inductance, Lg was neglected because 
it is small (around one fourth) compared with the power loop 
inductance, Ld+Ls, and the validity of this assumption was 
confirmed by the experimental measurements in Section V.  
 A. Turn on model 
A step gate pulse from Vggl to Vgg initiates turn on which 
drives the solution of the turn on transient model (Vggl < 0).  
Sub-period 1: (t0- t1) (turn on delay) 
After the gate pulse is applied, the gate current charges the 
MOSFET input capacitors Cgs and Cgd. The MOSFET stays off 
until Vgs reaches Vth and the load current, Idd circulates through 
the Schottky diode. The drain current is zero and the drain to 
source voltage is equal to the DC link voltage, Vdd in this sub-
period. From equations (1)-(3) the state equations (4)-(5) for 
this sub-period can be found where, Id = 0 and Ciss = Cgs + Cgd. 
After solving state equations (4)-(5) in MATLAB using 
Vg_in=Vgg and the initial conditions, Vgs(0) = Vggl and Ig(0) = 0, 
Vgs and Ig for this sub-period can be found. The turn on delay,      
t1 ̶ t0, is the time required for Vgs to reach Vth from Vggl. 
dt
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Sub-period 2: (t1- t2) (current rise time)  
 The current commutation between the diode and MOSFET 
happens in this stage. As the MOSFET is in the saturation 
region its channel current will be directly proportional to     
(Vgs  ̶ Vth). Vds decreases in this stage because of the di/dt 
induced voltages across Ls and Ld as shown in (6). 
d
d
ds I
dt
dI
V sdsdd R)LL(V            (6)  
 The drain current can be found by combining the channel 
current with the MOSFET output capacitance current as shown 
in (7) where Coss = Cds + Cgd.  
dt
dV
VI dsgsd ossthm C)V(g             (7) 
To simplify the model the impact of the gate current, Ig, on 
the common source inductance, Ls was neglected assuming Ig 
is much smaller than the drain current, Id. 
dt
dI
VI dgsg sg_ing LVR              (8) 
 The state equations (A1) for this sub-period are derived 
using (2)-(3) and (6)-(8) and are shown in the Appendix. The 
current rise time, t2 ̶ t1 is the time required for Vgs to reach Vmil 
from Vth, where, Vmil = Idd/gm +Vth and gm is the 
transconductance of the MOSFET. The drain current will reach 
the load current level at the end of this sub-period. 
Sub-period 3: (t2-t3) (Voltage fall time) 
The voltage Vak across the Schottky diode capacitance Cak is 
expressed as (9) and Vds can be expressed as (10) for this sub-  
period. The state equations (A2) for this sub-period are derived 
using (2)-(3) and (7)-(10) and are shown in the Appendix. The 
voltage fall time, t3 ̶ t2 is the time required for Vds to reach 
Vds(on) from Vds (t2). 
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Sub-period 4: (t3-t4) (Ringing period) 
As the MOSFET is now in the ohmic region, the drain 
current can be expressed as (11). The state equations (A3) for 
this sub-period, derived using (2)-(3) and (8)-(11), are shown 
in the Appendix. High frequency parasitic inductances are 
considered in this sub-period as well as shown in (10). The 
time for this sub-period, t4 ̶ t3 is approximated by the time 
required for Vgs to reach Vgg from Vgs (t3). 
dt
dVV
I dsdsd oss
ds
C
R
               (11) 
B. Model implementation 
Fig. 6 shows a summary of the turn on solution process in 
MATLAB. The state equations are solved using the parameters 
and parasitic values shown in Table I (Section IV.C). When 
solving (A2) for sub-period 3, the nonlinearities in junction 
capacitances were considered. These voltage dependent 
parasitic capacitances of the MOSFET (Cgd, Ciss and Coss) and 
the  Schottky  diode  (Cak)  were  modelled  by  fitting  their 
datasheet curves to (12) which is based on the equation 
typically used for low voltage silicon MOSFETs [10]. C0v and 
Chv are the low voltage and high voltage capacitance values 
used to calculate the curve fitting coefficients x and Cj. The Chv 
term was included in (12) to achieve acceptable fitting of the 
variable capacitance curve over the wide voltage range of the 
1200V SiC MOSFETs. 
hv
j
x
0v
C
CC
1
1



V
C                (12) 
 The linear state equations (A2) were solved in a loop with 
the junction capacitance values being updated after every ten 
time steps until Vds reached Vds(on). Then, (A3) was solved for 
sub-period 4, using the low voltage junction capacitance 
values, until Vgs reached Vgg when the simulation finally ends. 
Datasheet values of the devices’ capacitances [12-14] were 
compared with the fitted model, equation (12) in Fig. 7 for a 
SiC MOSFET, C2M0080120D and two SiC Schottky diodes, 
Cree C4D10120D and ROHM SCS230KE2. Fig. 7 shows that 
the variation of the devices’ capacitances is well captured. The 
program updates the capacitor values around 100 times during 
a 600V, 20A switching transient which was judged to provide a 
good balance between accuracy and speed of simulation. 
 
Fig.  5. Equivalent circuits for turn on and turn off sub-periods corresponding to the hard-switching DPT circuit  
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Fig.  6. Flow chart of turn on solution process 
C. Turn off model 
 A gate voltage transition from Vgg to Vggl initiates the turn 
off sequence. The four turn-off sub-periods, Fig. 5, are 
identical to the turn-on sub-periods but occur in reverse order. 
The state equations can be derived in a similar manner.  After 
the negative gate pulse is applied, the MOSFET input 
capacitors Cgs and Cgd begin to discharge. (4) and (5) are the 
state equations for the sub-period 1 (turn off delay) and the 
state variables can be solved using Vg_in = Vggl and the initial 
conditions, Vgs(0) = Vgg and Ig(0)=0. The state equations for 
sub-periods 2 and 3 will be exactly the same as the 
corresponding turn on equations, (A2) and (A1), respectively. 
In sub-period 4, the MOSFET is in the cut-off region and the 
MOSFET output capacitor, Coss resonates with the stray 
inductances of the circuit. The drain current can be expressed 
as (13). The state equations (A4) for this sub-period are derived 
using (2)-(3), (6), (8) and (13) and are shown in the Appendix. 
dt
dV
I dsd ossC                  (13) 
 
Fig.  7. Datasheet capacitances of the C2M0080120D MOSFET and Schottky 
diodes and the nonlinear model 
IV. MODELLING OF SIC MOSFET SOFT-SWITCHING AND 
DV/DT-INDUCED FALSE TURN ON 
A. Soft-switching 
 To model the soft-switching transient only the turn off 
transient of the lower device (DUT) in Fig. 2(a) was analysed 
because this transient also corresponds to turn on of the upper 
device. The equations modelling soft-switching can be derived 
from Fig. 3. Similar to hard-switching, the soft-switching 
model is based on the solution of four distinct stages of the 
transient, (i) turn off delay, (ii) drain current fall, (iii) drain to 
source voltage rise and (iv) ringing periods. Two additional 
state variables, snubber capacitor current, Ic2 and its rate of 
change, İc2 were used in addition to the other four state 
variables, Vgs, Vds, Id and İd. The resulting state space equations 
were solved sequentially. 
Sub-period 1’: (t0’- t1’) (turn off delay) 
This is exactly the same as the turn off delay sub-period of 
the hard-switching model. 
Sub-period 2’: (t1’- t2’) (Current fall period) 
The system of state equations (A5) for this sub-period can 
be formed from (2)-(3), (7)-(8), and (14)-(17). Here, Vs1 and Vs2 
are the voltages across the snubber capacitors. t2’ ̶ t1’ is the time 
required for Vgs to reach Vth from Vmil. 
 2sleadss1dd R)RR(V cdsds IIVV  
)(L)LL( 2shds cd
d II
dt
d
dt
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         (14) 
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1
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Sub-period 3’: (t2’- t3’) (Voltage rise period) 
The state equations (A6) for this sub-period are derived 
using (2)-(3), (8), (13), and (14)-(17).  t3’ ̶ t2’ is the time 
required for Vs1 to reach zero from Vs1 (t2’). 
Sub-period 4’: (t3’- t4’) (Ringing period) 
Because the diode on state resistance, Rd was considered, 
one additional state variable Vs1 has to be solved in this sub-
period. The state equations (A7) are derived using (2)-(3), (8), 
(13)-(14), and (16)-(18).  t4’ ̶ t3’ is approximated by the time 
required for Vgs to reach Vggl from Vgs (t3’). 
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B. dv/dt-induced false turn on 
The equations modelling the dv/dt induced false turn on can 
be derived from Fig. 4. In this case there are three sub-periods; 
(i) turn on delay, (ii) voltage and current transitions, and (iii) 
ringing period. The upper MOSFET Q1 is modelled in the 
same way as in the turn on transient in Section III.A except 
now the voltage and current transitions happen simultaneously 
and the load current, Idd = 0. Apart from the four state 
variables, Vgs, Vds, Id and İd associated with Q1 another 
additional state variable, the gate to source voltage of Q2, Vgs2, 
is added to the model to determine the false turn on of Q2. The 
state equations for sub-period t0’’- t1’’ are exactly same as 
those for sub-period t0- t1 of the hard-switching model with Vgs2 
fixed at Vggl. For the second and third sub-periods the state 
equations (A8, A9) are derived from Fig. 4 (a) assuming Q2 
remains in the off state. Circuit equations (2)-(3) and (7)-(11) 
of the previously described hard-switching model in Section 
III.A are used to derive (A8) and (A9). When solving (A8) all 
the device parasitic capacitances are modelled by fitting their 
nonlinear curves to equation (12) as explained in Section III.B.   
C. Numerical solution of analytical model 
 The analytical models were solved in MATLAB using 
datasheet information for Rds, gm, Rd, VF, package inductances 
and device capacitances [12-14], and measured values from the 
PCB layout, Table I. The power circuit parasitic values were 
measured using a precision impedance analyser, Agilent 
4294A. The resistance of the power loop, Rs is the sum of the 
AC resistances of current shunt resistor, Rshunt, PCB current 
paths, RPCB, MOSFET and diode resistances (Rds, Rd and 
Rleads). The inter-winding parasitic capacitance of the load 
inductor, CL and its high frequency AC resistance, RL were 
included in the model in the ringing sub-periods. 
V. SIMULATION AND EXPERIMENTAL RESULTS 
A 600V, 20A double-pulse test (DPT) circuit shown in 
Fig. 8  was  considered.  A  Cree  SiC  MOSFET  gate  driver  
 
circuit, CRD-001 was used. T&M Research’s high-bandwidth 
(2 GHz) current shunt resistor, SDN-414-01 was used to 
measure the source current. LeCroy high-voltage-high-
bandwidth passive probes, PPE2KV (400 MHz) and PP008 
(500 MHz) were used to measure Vds and Vgs respectively. A 
de-skew calibration test was performed in the Teledyne 
LeCroy 400 MHz Wave Runner 44Xi-A oscilloscope to 
compensate the different propagation delays between Vds and 
Id. The connection of the load inductor can be changed to 
enable hard-switching, soft-switching and false turn on tests to 
be performed using the same circuit for fair comparison. 
The DPT circuits were also simulated in LTspice using the 
manufacturers’ Spice models of the SiC MOSFET 
(C2M0080120D library beta version) and Schottky diodes 
(C4D10120D-11/2014 version and SCS230KE2-02/2013 
version). A time step of 0.01ns was selected for both the 
numerical calculation of the model and the LTspice simulation 
as the SiC MOSFET switching transient times are around tens 
of ns. 
A. Hard-switching  
Experimental, calculated and LTspice simulation transients 
for hard switching operation at 600V 20A are shown in Fig. 9 
and 10 for two different Schottky diodes when the junction 
temperature of the MOSFET (Tj) was around 25°C. The Vds 
and Vgs waveforms include the voltages across the device 
package inductances and resistances. The experimental dVds/dt 
was 31 kV/µs at turn on and 46 kV/µs at turn off. The 
experimental di/dt was 1.5 kA/µs at turn on and 1.1 kA/µs at 
turn off. In both figures, the calculated and LTspice simulated 
voltage and current transients showed a good match with the 
experimental results. The Vds and Ids waveforms are first 
multiplied to get Pon and Poff and then integrated to calculate 
the switching energy losses. The losses from the experiments 
are summarised in Table II. It is evident that compared to the 
LTspice models the analytical models gave a better switching 
loss estimation (less than 10% error in most cases). The 
maximum errors from the analytical models were around 13% 
for individual losses and around 3% for the total switching 
losses. Whereas, the maximum errors from the LTspice 
simulations were around 47% for individual losses and around 
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26% for the total switching losses (with the ROHM diode). 
The maximum errors from the LTspice simulations with the 
Cree diode were around 11% for both the individual losses 
and the total switching losses. The DPT circuit was also tested 
using higher and lower gate resistances and lower supply 
voltages; the percentage errors in the predicted switching 
losses were found to be similar to those in Fig. 9 and 10. 
 
Fig.  8. Experimental setup for DPT tests 
Fig.  9. Measured, predicted and Spice simulation results with Cree 
C4D10120D diode 600V, 20A at Tj=25°C 
Both experimental and LTspice turn off losses include the 
energy stored in the device output capacitance and other 
circuit stray capacitances, which eventually is dissipated 
during the turn on transient. Ideally this loss should be part of 
the turn on loss, however due to practical limitations it is 
almost impossible to measure the MOSFET channel current. 
Therefore, this loss is normally considered to be a part of the 
turn off loss. The analytical model enables the actual turn on 
and turn off losses to be calculated from the modelled channel 
current of the MOSFET and Vds.  
The analytical modelling results considering constant 
device capacitances as assumed for Si MOSFETs in [10, 11] 
have a very poor correlation with the experimental results. 
Using the SiC MOSFET datasheet, [12], Cgd was calculated 
from the Miller charge, Qgd assuming linear drain to source 
voltage transitions and Coss was calculated from the Coss stored 
energy. Diode capacitances Cak were calculated using the total 
capacitive charge from their respective datasheets [13, 14]. The 
results are omitted in Fig. 9 and 10 for clarity, but the 
switching losses are listed in Table II which showed as high as 
154% error in estimating the individual losses and 69% error in 
the total switching losses.  
 
Fig.  10. Measured, predicted and Spice simulation results with ROHM 
SCS230KE2 diode 600V, 20A at Tj=25°C 
The advantage of the proposed analytical model over the 
LTspice model is a three times reduction in calculation time, a 
single turn on transient takes 0.6s to complete on an Intel Core 
i7 3.4 GHz computer. Therefore, the model has the potential to 
be used in a design optimization program where increasing the 
speed of the simulation is one of the key challenges because of 
the numerous iterations within the program. Also the effect of 
temperature on the switching transients can be evaluated easily 
by changing the temperature dependent parameters in Table I. 
However, the modelling of ringing in the different waveforms 
is still limited in both the analytical and LTspice models as it 
can be seen that the measured results are more oscillatory than 
the predictions (Fig. 9 and 10). Additional parasitic elements 
such as drain to gate external parasitic capacitance and accurate 
approximation of the high frequency AC inductance of the 
power loop may need to be considered for better modelling of 
the ringing.  
Experimental, calculated and LTspice simulation transients 
and switching energy losses for hard switching operation with 
the Cree diode at higher MOSFET junction temperature, 
Tj=125°C are shown in Fig. 11 and Fig. 12. Fig. 11 compares 
the calculated and LTspice simulation transients with the 
experiment transients for high-temperature DPT operation at 
600V, 20A. The temperature dependent parameters Vth, gm and 
Rds were updated in the analytical model and the 
manufacturers’ high temperature Spice model of the SiC 
MOSFET was used in LTspice. Fig. 12 compares the 
calculated and LTspice simulated switching energy losses with 
the experimental losses for a wide range of load currents (8A to 
20A) at both Tj= 25°C and 125°C with Vdd fixed at 600V.   
From both Fig. 11 and 12 it is clear that the calculated and 
LTspice simulated transients and switching energy losses show 
an excellent match with the experimental results. As expected, 
the turn on losses are reduced and the turn off losses are 
increased with the higher junction temperature (consistent with 
the MOSFET datasheet [12]). In most cases errors from the 
analytical models were less than 10% and from the LTspice 
models were less than 13% (similar to the 25°C results). 
However, the modelling of the ringing becomes more 
challenging at higher temperature. Comparing the Id 
waveforms at turn off between Fig.11(b) and Fig. 9(b) it is 
clear that the turn off oscillation is more heavily damped, 
which was attributed to the increased MOSFET-lead 
resistances at higher temperature. 
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Fig.  11. Measured, predicted and Spice simulation results with the Cree 
C4D10120D diode 600V, 20A at Tj=125°C 
 
Fig.  12. Measured, predicted and Spice simulation of turn on and turn off 
energy loss for different currents at Tj=25°C and 125°C, Vdd= 600V 
B. Soft-switching  
The DPT circuit was tested in the soft-switching 
configuration using identical SiC MOSFETs as used in the 
hard-switching tests as the upper and lower leg devices. 
Fig. 13 shows experimental, analytical and simulation results 
of soft-switching at 600V, 13A and 20A. Comparing 
Fig. 13(b) with Fig. 9, the snubber circuit has reduced both the 
dv/dt by a factor of seven and the frequency of oscillations by 
a factor of three. Here, the analytical model predicts much 
more ringing in the Vgs waveforms which is attributed to the 
high frequency AC resistance of the upper MOSFET-
connections (Q1) which needs to be predicted more accurately 
to enable a better match. 
 
Fig.  13.  Measured, predicted and Spice simulation results for soft-switching 
turn off 600V at Tj= 25°C 
The analytical model also enables the calculation of the 
small turn off loss of 4 µJ and 10 µJ for 13A and 20A 
operations respectively by separating the MOSFET drain 
current, Id, from the shunt resistor current, Id+Ic2. The turn on 
losses will be approximately zero as the MOSFET turns on 
with zero voltage across it because of its body diode 
conduction. Therefore, for 20A soft-switching operation 
around 92% of the hard-switching energy was saved during 
turn off making the total soft-switching loss reduction 97% 
compared to the hard-switching conditions. 
C. dv/dt-induced false turn on  
The test circuit was operated with two Cree SiC MOSFETs 
in the phase-leg to investigate false turn on at different 
conditions by changing the gate resistances and negative gate-
bias voltages. The analytical model accurately predicted the 
false turn on conditions by calculating the voltage across the 
gate to source capacitance (Cgs2) of the lower MOSFET during 
the turn-on transient of the upper device. Fig. 14 (a) shows the 
experimental and analytical results for the lower MOSFET 
(Q2) while the upper MOSFET (Q1) turns on at 600V with a 
speed of 40 kV/µs causing false turn on of the bottom device. 
The experimental Vgs2 does not give an accurate indication of 
false turn on as it consists of voltages across the internal gate 
resistance (Rgint) of the MOSFET, common source inductance 
(Ls2) and Cgs2.  
Fig. 14 (a) also shows that analytical results considering 
constant device capacitances, as assumed in [8, 9], have a poor 
correlation with the experimental results. This again confirms 
the importance of including the nonlinearity in the device 
capacitances. To check the efficacy of the modelling approach 
two specific gate resistances were selected for the upper and 
lower MOSFET, 34.6Ω and 24.6Ω, respectively. Now the 
negative gate bias, Vggl was changed gradually to find a 
voltage where Vgs2, the gate-source voltage of the lower 
MOSFET crosses the threshold level. It was found that for a 
negative gate bias of 1.2V false turn on happens for the lower 
MOSFET (Fig. 14(b)). Analytical modelling also predicts a 
similar value for Vggl during the false turn on of the lower 
MOSFET. 
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Fig.14. (a) Q2’s false turn on, 11.27Ω gate resistance for both MOSFETs (Vggl= 
-2V) and (b) False turn on by reducing Vggl (Rg1= 34.6Ω and Rg2= 24.6Ω) 
The analytical modelling results considering non-linear 
and constant device capacitances are again compared in 
Fig. 15 and Fig. 16. Considering the upper MOSFET turning 
on at 600V with a gate resistance (Rg1) of 11.27Ω, Fig. 15 
shows the combinations of lower MOSFET gate resistance, 
Rg2 (varied from 4.6Ω to 30Ω) and Vggl (varied from 0V to -
8V) which cause false turn on of the lower MOSFET. In one 
analytical model the MOSFET device capacitances were non-
linear (Fig. 15(a)) and in the other model the MOSFET device 
capacitances were taken as average values (Fig. 15(b)). It is 
clear that when Vggl is between -2.5V to -8V, the fixed 
capacitance based model gives inaccurate prediction of false 
turn on. Also in the non-linear capacitance based model the 
chance of shoot through reduces with the increased Rg2 
because the high common source inductance, Ls2 is 
dominating the shoot through mechanism [8]. Fig. 16 shows a 
similar analysis when both of the gate resistances are equal, 
Rg1= Rg2. Comparing Fig. 16 (a) with the Fig. 16 (b), when 
Vggl is between -1.7V to -8V, the fixed capacitance based 
model gives inaccurate prediction of false turn on. 
Fig. 15.  Predicted false turn on zones from the model (Rg1= 11.27Ω) 
Fig. 16.  Predicted false turn on zones from the model (Rg1= Rg2) 
The shoot through current due to false turn on increases the 
switching loss of the bottom and top devices by around 20 µJ 
and 7 µJ, respectively, because of the increased device current. 
However, 27 µJ of energy is stored in the bottom device and 
the circuit parasitic capacitances (Fig. 14 (b)). Ideally this 
energy should not be considered as dv/dt-induced loss as it is 
part of total stored capacitive energy in the device and circuit 
parasitic capacitances. The total dv/dt-induced loss was the 
same (27 µJ) as for the experiment in Fig. 14 (a) which makes 
the additional loss 8% of the total switching loss of the 
MOSFET (considering 600V, 20A operation with the Cree 
diode and assuming false turn on loss is independent of the 
load current). 
VI. CONCLUSIONS 
The analytical model presented in the paper, and validated 
experimentally can be used to enable rapid and accurate 
evaluation of circuit waveforms, device switching losses and 
dv/dt-induced false turn on events. The analytical model uses 
only datasheet parameters, so the impact on circuit operation 
and switching losses of SiC MOSFETs or diodes at different 
temperatures with different snubber capacitor values and 
circuit parasitics can be evaluated. In comparison with 
established Si-MOSFET analytical models, this paper shows 
how those models must be enhanced and refined in order to 
represent accurately the behaviour of SiC MOSFETs. 
The paper also describes the analytical and experimental 
evaluation of the impact of soft-switching on the MOSFET 
switching loss, dv/dt and parasitic ringing, which provides an 
understanding of the benefits of soft-switching in very high 
speed SiC circuits. The switching loss was reduced by 97% 
with soft-switching along with an 86% reduction in dv/dt 
during the switching transients, which is likely to reduce 
significantly the EMI signature and unwanted parasitic events 
such as dv/dt-induced false turn on. These improvements 
suggest that the use of soft-switching techniques in high speed 
SiC MOSFET based converters could offer significant 
performance benefits. 
It has been shown that false turn on can increase switching 
energy loss of the MOSFET but not as significantly as 
reported in some recent papers. For example in the results 
reported here almost half of the switching energy losses 
associated with the false turn on of the devices is actually the 
stored capacitive energy in the device and circuit parasitic 
capacitances - conventionally it was included in the total false 
turn on related losses. 
Finally, it has been shown that to predict the SiC 
MOSFET’s switching behaviour accurately it is important to 
model the non-linear device capacitances. If these 
capacitances are assumed fixed, inaccurate circuit waveforms 
will result and there will be serious errors in the estimation of 
losses, and shoot through events. Therefore, it is 
recommended that the Spice model of a SiC MOSFET or 
Schottky diode should include a good model of device 
capacitances for better prediction of its behaviour.  
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)L1/(Cd7 sds2 , )L1/(Cd8 sdoss2 , )C1/(L)L1/(Cf1 s1shsdoss  ,
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)CL1/(Rf5 s1shd , s11/Cg1 , )R1/(Cg2 ds1  
dssd LLL  , leadpcbshuntsh LLLL  , )L)/(LL(LL sdshsdshe1  ,
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